/**
  ******************************************************************************
  * @file    system_gt32f030.c
  * @author  GT Application Team
  * @version V1.0.0
  * @date    03-January-2025
  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File. 
  *          This file contains all the peripheral register's definitions, bits 
  *          definitions and memory mapping for gt32f030 devices.  
  ******************************************************************************
  */


/******************************************************************************/
/* Include files                                                              */
/******************************************************************************/
#include "gt32f030.h"
#include "system_flash.h"
#include "system_interrupts.h"



__attribute__((section("MAPPING")))void Enter_Sleep(void)
{
	FLASH_DpPowerDown();
  SCB->SCR &= ~0x04;
	__WFI();
}

__attribute__((section("MAPPING")))void Enter_DeepSleep(void)
{

	SCB->SCR |= 0x04;
	__WFI();
}




/************************ (C) COPYRIGHT Giantec *****END OF FILE*************/
